ABSTRACT In this paper, authors present their work on field-programmable gate array (FPGA) hardware implementation of proposed direction of arrival estimation algorithms employing LU factorization. Both L and U matrices were considered in computing the angle estimates. Hardware implementation was done on a Virtex-5 FPGA and its experimental verification was performed using National Instruments PXI platform which provides hardware modules for data acquisition, RF down-conversion, digitization, etc. A uniform linear array consisting of four antenna elements was deployed at the receiver. LabVIEW FPGA modules with high throughput math functions were used for implementing the proposed algorithms. MATLAB simulations of the proposed algorithms were also performed to validate the efficacy of the proposed algorithms prior to hardware implementation of the same. Both MATLAB simulation and experimental verification establish the superiority of the proposed methods over existing methods reported in the literature, such as QR decomposition-based implementations. FPGA compilation results report low resource usage and faster computation time compared with the QR-based hardware implementation. Performance comparison in terms of estimation accuracy, percentage resource utilization, and processing time is also presented for different data and matrix sizes.
I. INTRODUCTION
With the rapid advances in the different fields of communication technologies, DOA estimation finds important practical applications in areas such as channel estimation and equalization, echo and interference cancellation, source localization in radar and sonar systems, beam forming 'smart' adaptive antenna arrays in wireless mobile communications systems, and multiple-input-multiple-output (MIMO) systems [1] - [4] . Majority of the research work reported in these areas has focused primarily on numerical simulations of the algorithms for DOA estimation to establish their accuracy and efficacy [5] - [11] . However, due to the practical significance of these problems, these algorithms are required to be implemented and tested on real hardware to validate their viability in terms of computational speed, memory requirements, and implementation cost in hardware. In addition, most applications require the DOA estimates to be computed in real-time (with computation speeds of the order of a few microseconds or even nanoseconds) such as in tracking a very fast moving target using a radar or sonar.
The performance of a DOA algorithm is determined by several factors such as the size, number of elements and spacing of the antenna array as well as different configurations of impinging signals. Many DOA techniques exist [5] - [10] , which are based on analysis of covariance matrix using Eigen Value Decomposition (EVD) or analysis of received data matrix using Singular Value Decomposition (SVD). Both EVD and SVD based algorithms involve separating noise and signal subspaces that can be used to infer angles of arrival of impinging signals.
Matrix operations are at the heart of computations in array signal processing, in general, and DOA estimation, in particular. The complexity of the DOA estimation algorithm is determined by the matrix operations and the size of the matrices involved. The following paragraphs provide an overview of some of the important matrix computation techniques applied to DOA estimation algorithms.
QR decomposition algorithm factorizes a matrix into two matrices Q and R as A = QR, where Q is orthogonal and R is upper triangular matrix, and the process can be inverted simply by multiplying the two matrices. There are three different methods to calculate R and Q matrices: Gram-Schmidt procedure Givens Rotations, and Householder Reflections, and Modified Gram-Schmidt. QR decomposition is a subspace scheme that applies to data received from multiple antenna array configurations to calculate the signal and noise spaces [12] , [13] . Compared with either SVD or EVD, which are widely used in subspace techniques such as ESPRIT and MUSIC [14] - [18] , QR is computationally less complex and is less expensive in terms of resource requirements. The QR factorization for (N × N ) requires O((4N 3 /3)) flops.
LU factorization factors a matrix A as a product of two matrices L and U such that A = LU where L is lower triangular matrix and U is upper triangular matrix. In L, diagonal elements are all one (1) and elements located above the diagonal are all zero. In U, elements below the diagonal are zero. LU factorization is used for decomposing the data correlation matrix into signal and noise subspaces [19] . The LU factorization has much less complexity compared to QR factorization. LU factorization requires O(2N 3 /3) flops, which are half the number of flops required for QR. Low number of flops will reduce the memory storage and the processing time.
For hardware implementation of DOA estimation algorithms, it is important to consider the computational complexity of the algorithm besides its speed and accuracy in calculating the DOA estimates, and the suitability of the chosen hardware platform for real-time implementation in terms of speed, memory requirements, scalability, and development cost.
In [20] and [21] , a hardware implementation is presented of novel DOA estimation methods, which are based on QR decomposition. A least squares (LS) approach or a total least squares technique (TLS) is applied and finally EVD of an L ×L matrix is calculated to estimate the DOAs where L is the number of sources. QR schemes are unlike the other existing schemes where EVD is applied on the spectral cross correlation matrix and SVD is applied on the data matrix. In both cases the dimension is M which is the case in most of the real-world applications -the number of antenna elements M is much greater than the number of sources L.
The methods presented in [20] [21] were implemented in LabVIEW software and tested on a prototype built using National Instruments (NI PXI) platform. These methods require less computational time compared to wellknown DOA methods MUSIC and ESPRIT [10] , [16] .
The experimental results verified the successful implementation of the proposed DOA estimation methods. However, real-time implementation on a hardware platform such as FPGA (field programmable gate array) was not studied. The following paragraphs will describe why the FPGA platform is suitable for hardware prototyping.
The silicon area consumed (and in turn power and cooling requirements) and execution time of the hardware implementation for complex signal processing algorithms have often been a bottleneck in the practical deployment of these algorithms in modern mobile communication systems [22] . Real-time implementation of sophisticated DOA estimation algorithms is no exception [23] , [24] . For example, DOA estimation such as for a smart antenna system requires orders of magnitude of MAC (multiply and accumulate) operations which are beyond the processing capabilities of currently available DSPs (digital signal processors). However, massively parallel computational devices such as FPGAs are well suited for these challenges especially with inherently parallel algorithms such as DOA estimation algorithms. FPGAs employ various reconfigurable processing elements such as Complex Programmable Logic Devices (CPLDs), memorybased Look-Up-Table (LUTs), and high-speed Digital Signal Processing elements (DSPs) that are optimized for implementation of complex signal processing algorithms.
Abusultan et al. [25] and LaMeres et al. [26] propose two FPGA implementations of Minimum Variance Distortionless Response (MVDR) and Bartlett methods for DOA estimation, one using Xilinx MicroBlaze soft processor and the other using full custom VHDL programming. This work reports several orders of magnitude improvement in performance in terms of computation time and resource utilization for implementation in FPGA hardware, in comparison with software implementation of the said DOA estimation algorithms. For a circular antenna array of size eight (8), the designs were able to estimate DOA in the order of seconds in the case of soft processor and microseconds in the case of optimized VHDL design using Xilinx Virtex-5 FX70 FPGA chip [27] , [28] .
Alhamed et al. [29] present a very recent work on real-time FPGA implementation of DOA estimation algorithms based on QR decomposition. The performance of the proposed algorithms is compared with existing hardware implementations reported in the literature of unitary-MUSIC [30] , [31] , MUSIC [32] and ESPRIT [33] algorithms. The proposed implementation compares favorably with existing implementations.
In this paper, we propose DOA estimation algorithms based on LU factorization: one method considering partial L matrix (LU-L), and the other considering partial U matrix (LU-U). These methods have been verified through Matlab simulations before being implemented on a Xilinx Virtex-5 FPGA [34] using LabVIEW FPGA high throughput modules [35] . Experimental validation of the proposed DOA estimation algorithms has been performed through realtime testing on a hardware prototype built using NI PXI VOLUME 6, 2018 platform [36] , as well as through LabVIEW FPGA hardware simulations. The performance of the proposed algorithms in terms of estimation accuracy, resource utilization, and processing time has been compared with QR decompositionbased DOA estimation methods (QR-R, QR-Q). Both simulations and real-time experiments establish LU-U to be superior to others in all performance parameters. However, QR-R has been found to have slightly better estimation accuracy (compared with LU-U) which comes at a much higher cost in terms of FPGA resources consumption and processing time. LU-U consumes the least amount of FPGA resources whereas QR-R consumes the highest. In addition, LU-U has been also found to be the fastest in computing the DOA estimates.
This paper is organized as follows: Section II presents the system model; section III describes the hardware implementation of the proposed DOA estimation algorithms using a pipelined architecture; section IV discusses the FPGA resources utilization for the proposed algorithms as well as LU and QR factorization; Section V presents Matlab and FPGA simulation results; Section VI describes the experimental setup for the real-time FPGA DOA estimation and presents the experimentation results; and conclusions are presented in section VII.
II. SYTEM MODEL
A uniform linear array (ULA) consisting of four omnidirectional antennas is shown in Fig. 1 . The distance between the adjacent antennas is 16 cm, which is equivalent to having the wavelength of 900 MHz. Single source K = 1 and multiple narrowband sources K = 2 are considered for testing using real hardware, LabVIEW software [37] , and LabVIEW FPGA modules [35] . We consider the cases of K = 1 and multiple narrowband sources K = 2 present in the far-field region of a ULA consisting of M = 4 elements. The sources are assumed to be lying at angles θ 1 and θ 2 . At any time instant t, the snapshot of the signal received at the ULA can be expressed as:
where s i (t) is the signal from the i-th incident source, λ is the wavelength, (d = λ/2) the spacing distance of ULA, and n m (t) is the noise at the m-th element.
The received data can be expressed as:
where A(θ ) is the (M × K ) array response matrix given as:
Where a(θ i ) for i = 1, 2, . . . , K is the corresponding array response vector.
S(t) is the vector of received signals given by:
and,
is the (M × 1) additive white Gaussian noise (AWGN) vector.
Here and in the following, the superscripts T and * denote the transpose and conjugate operations, respectively.
A. PROPOSED DOA ESTIMATION METHODS
In the proposed methods, we employ LU decomposition to find the DOAs of multiple RF incident sources. The DOA information can be extracted from either the signal space of the lower triangular matrix L or the signal space of the upper triangular matrix U. Least square (LS) approach of finding the direction matrix is applied. Detailed information about the proposed methods is given in the following subsections. Method 1: Extract DOAs from L matrix employing shift invariant property of the array.
In this method, LU factorization is employed to estimate the lower triangular matrix L. The following steps show the proposed method in details for multiple sources K = 2 and the number of antennas M = 4.
Step 1: Apply LU factorization on data matrix R.
U
Step 2: Extract the first two columns of L which span the same signal space as the columns of the steering vectors in A(θ). So, the signal space for the two sources L s ∈ C M ×2 can be obtained as:
The data matrix L s with dimension (M × 2) will be used to estimate the DOAs. Doolittle's method [38] can be applied to find the entries of L and Uas:
Step 3: Partition L s data matrix into two sub-matrices of size (3 × 2), such that:
Since range of
, there must exist a unique matrix T, such that:
where
T , and (θ) is a (2 × 2) diagonal matrix containing information about the DOAs of incident sources.
] since l s1 and l s2 span the same signal space. This leads to both spaces being related by a nonsingular transform as follows:
Since A is a full rank for uncorrelated sources, (12) can be expressed as:
The eigenvalues of the matrix are the diagonal elements of (θ). Finding the eigenvalues of will lead to obtaining the DOAs for the incident sources.
The least square solution of (14) can be found as:
Step 4: Compute the eigenvalues K of the matrix in (15).
Step 5: Estimate the DOAs of multiple incident sources using the following expression:
where K is the k th eigenvalue. Method 2: Extract DOAs from U data matrix employing the shift invariant property of the array.
The output data matrix U from (7) and ESPRIT shift invariant rotational property of the array will be used to estimate the DOAs of incident sources as follows:
Step 1: Extract the signal space from the data matrix U. The signal space U s for the K = 2 sources can be obtained by selecting the first 2 rows of Uas:
Step 2: Perform the Hermitian operation (·) H on the data matrix in (17) .
where (·) * represents conjugate operation.
Step 3: Partition the U ss matrix into two sub-matrices of size (3 × 2), U s1 and U s2 as follows:
Since range of [
Since U s1 and U s2 span the same signal space, they are related by a nonsingular transform as follows:
The LS (least square) solution of (21) can be found as:
Step 4: Compute the eigenvalues k of the matrix in (22) .
where θ K is the estimated DOA of the k th source for K = 1, 2. VOLUME 6, 2018
III. HARDWARE IMPLEMENTATION OF PROPOSED DOA ALGORITHMS
For hardware implementation of the proposed DOA estimation algorithms, we selected Xilinx Virtex-5 SXT FPGA [34] target hardware and programmed it using LabVIEW software [37] . LabVIEW graphical software facilitates configuring NI-certified hardware modules in a block diagram fashion, which is suitable for fast prototyping designs. The hardware implementation model is as shown in Fig. 2 . Signals received from the ULA are down-converted, digitized, and stored in a FIFO (first-in first-out queue). These steps are executed on the host (PC) while the DOA estimation algorithm is executed on the FPGA target. Signal data is transferred to the FPGA through the FIFO using direct memory access for speedy transfer. To achieve high throughput, a pipelined architecture is used for the FPGA implementation of the proposed DOA estimation algorithms, as shown in Fig. 3 . The different stages of the pipeline represent the major operations of the algorithm. Data flows from one stage of the pipeline to the next one permitting high throughput implementation for the chosen algorithm. 
Stage 1:
The covariance matrix R xx is estimated based on the data received from the four-antenna array of the ULA. The estimated covariance matrix from a number of snapshots can be calculated as:
where N is the number of snapshots, and x(t) is the column vector from the i th antenna element. The entries of the covariance matrix R xx can be expressed as: 
For hardware implementation, signal data is first retrieved from the FIFO and the covariance matrixR xx is generated through multiply and accumulate operations.
Stage 2: In the second stage, the LU factorization is performed using the Doolittle method. LU factorization factors the correlation matrix R xx as a product of two matrices L and U such that R xx = LU where L is lower triangular matrix and U is upper triangular matrix. In L, diagonal elements are all one (1) and elements located above the diagonal are all zero. In U, elements below the diagonal are zero. Signal space can be extracted from the L and U matrices, which can be determined using the following steps:
Step 1: The elements of first row of the matrix U can be calculated from the first row of R xx as:
Step 2: The element of the first column of L can be calculated from the first column of R xx and the element u 11 as:
Step 3: Since the first row of U and first column of L are known, the elements of the second row of U can be calculated as:
Step 4: Now, the second column of matrix L can be calculated as:
Step 5: Following the same procedure above, the remaining columns of L and rows of U can be calculated. Table 1 below shows the matrix operations for computing the elements of L and U matrices. For hardware implementation of the proposed methods, it is required to compute only the first two rows of U matrix and the first two columns of L since the case of two incident sources (K = 2) is considered. Table 1 lists the operations for this partial LU factorization. Fig. 4 below illustrates the sequence of operations and data flow for the partial LU factorization listed in Table 1 . r ij are elements of the covariance matrix R xx . Column 1 of the L matrix is computed first, followed by the second row of matrix U. Finally, the second column of L matrix is computed. As can be seen in the diagram, operations under each column in Table 1 can be computed in parallel. For data size 16/8 (word length 16 bits, integer length 8 bits) and fixed-point data representation, the number of clock cycles required for division operation is nineteen and only one cycle for multiplication and subtraction operations.
For further processing (in Stage 3), matrix L is partitioned into two submatrices as given by (10) , and matrix U is also partitioned into two submatrices as given by (19) . The implementation of these steps using LabVIEW FPGA module is shown in Fig. 5 and Fig. 6 below. It is worth pointing out here, that for Stage 3, either L matrix or U matrix is used but not both at the same time. It can be observed that QR-Q requires significantly higher number of operations compared with LU-L and LU-U. In addition, it needs to implement the vector norm operation required in QR decomposition, as shown in Fig. 8 . For QR-Q decomposition shown in Fig. 7 , the rectangular box with red vertical lines is the sub-VI that implements the vector norm operation shown in Fig. 8 . The implementation of QR-R is not shown here due to its huge size.
Stage 3: The least square (LS) solution of (22) (if matrix U is chosen) is implemented in this stage. The implementation of LS solution in LabVIEW FPGA requires a matrix inversion operation and complex-number multiplication operations. As shown in Fig. 9 , the implementation of matrix inverse operation in LabVIEW FPGA requires six complex-number multipliers, two subtractions, one addition, one division, and eight real multipliers. The complex-number multiplication operation is different from real multiplication operation in terms of complexity and processing time. In finding the LS in (15) and (22), complex-number multiplication operations are required. Similarly, the implementation of complexnumber multiplier for the inner product of a row vector with dimension (1 × 4) and a column vector with dimension of (4 × 1) in LabVIEW FPGA requires four complex-number multipliers and six additions.
This stage may present a bottleneck for larger number of antennas (M>4) since matrix inverse and matrix multiplication operations for larger sized matrices will be computationally intensive and will consume a significantly large number of FPGA resources and clock cycles. 
Stage 4:
In this stage, eigen value decomposition (EVD) is performed to obtain the eigenvalues of matrix (given in (15) ) for the L matrix, and those of matrix (given in (22) ) for the U matrix. Several approaches have been proposed for implementation of the eigen decomposition using FPGA Hardware. The most popular algorithms are Jacobi based Rotation, cyclic Jacobi rotation, Approximate Jacobi Method, and Algebraic Method. Calculating the eigen value decomposition for symmetric matrices with small dimension such as 3×3 or less, the Algebraic Method achieves a high throughput with much smaller number of slices as compared to Jacobi Methods [39] . Algebraic method is the appropriate choice since 2×2 matrix is considered for the case of K = 2 sources. In our method, only hardware implementation for the eigenvalues is required. For a given matrix A, the eigenvalues can be calculated as determinant(A − λI ) = 0.
For a 2 × 2 matrix, the eigenvalues for A are the solution of quadratic equation, which involves the computation of the complex square root. Consider a complex number z = x + jy, where x = Re(z) and y = Im(z), the square root of z can be calculated as: Fig. 10 below shows the implementation of the complex square root in LabVIEW FPGA. It requires four multipliers, two additions, one divisions, and two square roots.
As shown in Fig. 11 , the eigen value decomposition for the case of a 2 × 2 matrix can be implemented in LabVIEW FPGA using three complex multipliers, two real multipliers, four divisions, and six additions.
This stage is the most computationally intensive in the pipeline due to the complex square root and division operations required in computing the EVD (in addition to complex 
IV. FPGA RESOURCES UTILIZATION AND PROCESSING TIME
The proposed algorithms have been implemented in hardware on NI PXIe-7965R FlexRIO FPGA module [40] , which features DSP-focused Xilinx Virtex-5 SXT FPGA with 40 MHz of onboard base clock and 512 MB of onboard RAM. Table 2 lists the available resources in the FPGA [34] .
Programming was done using LabVIEW FPGA modules with high throughput mathematical operations available for implementation on FPGAs. Fixed-point data type was selected and three different data sizes were used. The data sizes used are 16/8, 20/10, and 24/12 where the first number indicates word length in bits and the second number indicates integer length in bits. Fixed-point data type was chosen for the implementation because it offers acceptable accuracy with much less resource usage and higher speeds. On the other hand, floating-point data type offers higher accuracy at the cost of significantly more FPGA resources and lower speeds. Separate LabVIEW codes (called virtual instruments or VIs) were developed that implement the proposed DOA algorithms employing LU-U and LU-L factorization. LabVIEW FPGA codes employing QR-Q and QR-R factorization were also developed for comparison. All these VI code files were compiled for testing and performance evaluation of the DOA estimation algorithms in real-time. A successful compilation produces a report on the FPGA resources consumed and processing time required (in MHz). Implementations of QR-Q, QR-R, LU-L, and LU-U factorization were also separately compiled for performance evaluation of these methods of factorization, which are at the heart of DOA estimation. Lab-VIEW FPGA VIs for three different data sizes were compiled and information on resources and timing requirements were recorded. Table 3 below shows the count of various mathematical operations required and time taken (in number of clock cycles) to implement QR and LU factorization for (4 × 4) and (8 × 8) sized matrices using LabVIEW FPGA. It can be observed from the table that QR-R and QR-Q consume the highest amount of resources compared to the proposed methods LU-U and LU-L, with LU-U consuming the least amount of resources. For example, LU-U for an 8 × 8 matrix requires only 7 complex multipliers compared with 112 for QR-R, 16 for QR-Q, and 14 for LU-L. In terms of performance, the proposed LU methods provide an accurate estimation for the DOA but the QR-R has slightly better performance at low signal-to-noise ratio (SNR) coming at the cost of higher processing time and larger number of resources. It can also be noted that computational complexity and resource requirements for QR will increase significantly with increase in size of the matrix. Moreover, LU-U is the fastest in execution and QR-R is the slowest as is evident by the number of clock cycles taken. The number of clock cycles has been calculated based on the longest propagation path. Fig. 13 (b) . The percentage device utilization and computation time (in MHz) information presented here have been extracted from the successful Lab-VIEW FPGA compilation reports. It follows from the above discussion that LU-U stands out as the winner as it uses the least amount of resources and completes the decomposition of a matrix in the fastest time. Table 4 below shows the count of FPGA resources consumed (for word length of 16 bits and integer size of 8 bits) in the implementation of DOA estimation algorithm employing QR-Q, QR-R, LU-U, and LU-L. It can be clearly seen that DOA estimation employing LU-U consumes the least amount of resources while QR-R consumes the highest amount of resources. Fig. 14 (a) shows the percentage device utilization for DOA estimation for three different data sizes of 16/8, 20/10, and 24/12, respectively. Fig. 14 (b) shows the computation times in MHz. It can be observed that overall LU-U outperforms all other methods in terms of resource utilization as well as processing time. For example, the processing time for the data size 24/12 is 51.08 MHz for LU-U, 47.33 MHz for LU-L, 44.78 MHz for QR-Q, and 42.75 MHz for QR-R. The percentage of resource utilization for slice registers for the data size 24/12 is 33.6% for LU-U, 34.2% for LU-L, 38.1% for QR-Q, and 47.3% for QR-R. It can also be observed that increase in data size results in higher amount of resources required and higher processing time (indicated by a decrease in frequency), without appreciable improvement in performance or estimation accuracy. Performance evaluation from simulations and real-time experiments of the proposed DOA estimation algorithms is presented and discussed in section V and VI, respectively.
A. LU AND QR FACTORIZATION
The total computation time for DOA estimation in terms of clock cycles has also been calculated for the proposed LU-based methods as well as for QR. Table 5 shows the number of clock cycles taken by the estimator for each stage of the pipeline to calculate the DOA angle employing QR-Q, QR-R, LU-L, and LU-U. The number of clock cycles for each stage was calculated based on the longest path for data size 16/8. We observe that the proposed methods LU-U and LU-L consume less number of clock cycles compared with QR-Q and QR-R. It is also clear that Stage 4 (EVD) is the bottleneck in the pipeline as it requires the highest number of clock cycles due to complexity of matrix inverse and complex square root operations. The computational complexity of EVD will increase significantly as number of RF sources increase. Fig. 14 (c) below shows the total computation time in terms of clock cycles for DOA estimation employing QR-Q, QR-R, LU-L, and LU-U methods. With the 40 MHz onboard clock, the FPGA is estimated to take 3.925 µs for estimating DOA angles using LU-U, which is the fastest time among the four methods.
V. SIMULATION RESULTS
The performance of the proposed DOA estimation methods is compared with QR decomposition method. It is verified through Matlab simulations, simulations in LabVIEW FPGA, and by conducting experiments in real-time. Two separate cases are considered with a single source K = 1, and two sources K = 2 placed at arbitrarily selected angles from the array reference.
A. MATLAB SIMULATION RESULTS
The performance is measured in terms of root mean square error (RMSE) for the direction of arrival angle estimation. Four antenna elements are considered in total for a single source and multiple sources experiments. The distance between the adjacent elements is taken to be half the wavelength of the incoming signal, and the number of uncorrelated sources is taken as two non-coherent sources K = 1 for the first and K = 2 for the second experiment. Monte-Carlo trials are considered. The RMSE for the DOA estimation for multiple sources is defined as:
where k represents the source index, E [Q] represents the expectation value of a random variable Q.
1) Single RF Incident Source
Consider a single source with direction of arrival angle θ = 75 • , SNR range set from −5 to 30 dB, the number of snapshots 500, and Monte-Carlo trials of 300 are used. Fig. 15 shows the RMSE values using the proposed methods LU-L and LU-U, and QR-R and QR-Q methods versus SNR. It can be observed in Fig. 15 that the proposed method has good performance even at low SNR. On the other hand, the QR-R method has slightly better performance but high computational complexity compared with the proposed methods.
2) Two RF Incident Sources
The case of two uncorrelated sources is also considered with direction of arrival angles at 65 • and 85 • from the array reference. SNR range is set from −5 to 30 dB, and the number of snapshots is 500. Monte-Carlo trials of 300 are used. The combined RMSE values for the two sources is shown in Fig. 16 versus SNR for the proposed methods LU-L and LU-U, and QR-R and QR-Q methods. It can be seen from Fig. 16 that the proposed method has very good estimation accuracy which is indicated through lower RMSE especially at low SNR. The QR-R method has slightly better performance at low SNR but similar performance at higher SNR such as 10 dB. However, QR-R Method has higher complexity and computational time. 
B. LABVIEW FPGA SIMULATION RESULTS
Verification of the FPGA implementation of proposed DOA estimation algorithms based on LU decomposition has been also done using LabVIEW simulations. The implementation of these algorithms using LabVIEW FPGA modules has been discussed in Section 3 above. Simulation results of proposed algorithms have been compared with QR-based algorithms. Fig . 17 shows the results at the end of LabVIEW simulation for DOA estimates (using QR and LU methods) performed with two sources placed at angles 80 • and 120 • , respectively. Simulations were conducted with SNR ranging from 0 dB to 25 dB. DOA estimates were obtained through simulations running for 50 iterations with 100 snapshots in each iteration. Simulations were performed with both a single source and two sources placed at different angles. Fig. 18 shows performance graphs for DOA estimation accuracy for LU and QR based methods measured in RMSE for both a single source and two sources for different values of SNR in the range 0 dB to 25 dB.
It is clear from these graphs that LU-U has higher DOA estimation accuracy compared with QR-Q and LU-L, with QR-R slightly better than LU-U. However, the higher accuracy for QR-R also comes at a higher cost in terms of FPGA resource requirements and processing time. Therefore, considering all performance parameters, LU-U is found to be the optimum method for hardware real-time implementation of DOA estimation algorithms.
VI. REAL-TIME EXPERIMENTAL VERIFICATION
Real-time experimental verification of the proposed algorithms was carried out using NI PXI platform which houses a data acquisition module, digitizers, RF downconverters, RF up-converters, local oscillators, arbitrary waveform generators, and an FPGA module FlexRIO with Xilinx Virtex-5.
A. EXPERIMENTAL SETUP
The experimental setup with two transmitters and a uniform linear array with four antenna elements deployed at the receiver is shown in Fig. 19 . The inter element spacing between the receiver antennas is half wavelength (λ/2). The NI PXI transmitter is implemented as shown in Fig. 20 . LabVIEW built-in functions for source coding, channel coding, and modulation are used to first generate a signal in the digital domain. This digital signal is then converted to an intermediate frequency (IF) analog signal using an arbitrary waveform generator (AWG) module (NI PXI-5421). Next, the analog signal is converted to a radio frequency (RF) signal using an up-converter module (NI PXIe-5652). Finally, the signal is amplified before transmission using RF amplifier module (NI PXI-5691). All these modules are housed in the PXI chassis as shown in Fig. 21 . The transmitter unit acts as a source lying in a far field region of the receiver. The AWG runs at a maximum sampling rate of 100 million samples per second. The IF signal has a frequency of 25 MHz and the maximum frequency of the RF signal generated by the up-converter is 2.7 GHz.
The receiver units on the NI PXI chassis are shown in Fig. 22 below. Each receiver unit is composed of an RF downconverter (PXIe-5601) and a high-speed digitizer (PXIe-5622). The NI PXI chassis shown in Fig. 22 houses four receiver units (each connected to an antenna in the 4 element ULA), a local oscillator, and FlexRIO FPGA module. All the receiver units share the same clock generated by the local oscillator (LO).
The downconverter operates at a maximum frequency of 2.7 GHz and a bandwidth of 15 MHz. The received signal is downconverted to an IF signal of 15 MHz which is then fed to a digitizer operating at a maximum sampling frequency of 64 Mega Samples/s. The outputs of the digitizers are modulated signals in (I, Q) form, from which the amplitude and phase information of the message signal is extracted.
B. REAL-TIME EXPERIMENTS FOR DOA ESTIMATION
The real-time experiments conducted for the validation of the proposed DOA estimation algorithms followed the procedure described below:
Step 1: Compile the LabVIEW FPGA codes for DOA estimation algorithms.
LabVIEW FPGA codes for DOA estimation algorithms employing LU and QR decomposition methods are compiled separately to run on the target FPGA. These cannot be combined to run in one code as they cannot fit in the limited resources available on the Xilinx Virtex-5 FPGA. The implementation of the proposed algorithms has been discussed in detail in Section III. The FPGA resource utilization and processing time information generated after successful compilation of the LabVIEW codes has been presented in Section IV. LabVIEW FPGA codes for data size 16/8 only was considered for the real-time experiment since it is optimum in terms of resource usage when compared with higher data sizes (20/10, 24/12) while the higher data sizes provide marginally higher estimation accuracy but at the cost of significantly higher resource usage and processing time.
Step 2: Set up the transmitter and receiver units and check signal reception.
Set up the transmitter and receiver units as mentioned in Section VI-A above. Send a 1 GHz sine wave signal from the transmitter unit and check signal reception at the receiver unit. This is done to check signals are received at the receiver with acceptable signal strength. Fig. 23 shows signal reception at the four receivers in the NI PXI receiver unit. Step 3: Run the DOA FPGA LabVIEW code and configure the front panel for real-time data acquisition.
On the transmitter side, each source is configured to transmit a sine wave of 1 GHz with an IQ rate of 1 Mega Samples/s, VOLUME 6, 2018 and an SNR of 10 dBm. On the receiver side, RF downconverters for each channel are selected (under NI-RFSA Devices) and IQ carrier frequency and sampling rate are set using the front panel user interface shown in Fig. 24 (left) . The figure (right) also shows a snapshot of I and Q signals acquired in real-time on each of the four receive channels. Step 4: Perform co-phase synchronization to calibrate the phase differences of all RF receiver channels.
The direction of arrival information of the RF source signal impinging on the receiver antennas of the ULA is extracted from the phase-shifted copies of the source signal received at the antennas. The phase shift is due to the time delay of the signal arriving at the other antennas of the ULA with respect to one antenna treated as the reference antenna. Thus, in order to avoid estimation errors, it is extremely important to co-phase the receiver antennas with respect to the reference antenna. The front panel view of the phase synchronization module developed in LabVIEW is shown in Fig. 25 . The co-phase synchronization is done separately for each channel with respect to the reference channel. The figure shows the measured mean initial phase difference between the signals received from Channel 0 antenna (reference) and Channel 1 antenna. This phase-offset value is introduced in the received signals to compensate for this phase difference and make Channel 1 in co-phase with Channel 0. Fig. 25 shows the phase difference between the two channels before and after introducing the phase offset. The other channels (2 and 3) are co-phased with Channel 0 in the same manner. Step 5: Run the LabVIEW FPGA code for DOA estimation and record the estimated angles.
DOA estimates are obtained for both a single source and two sources placed at arbitrary angles with respect to the ULA. Fig. 26 shows DOA estimates using LU-L and LU-U methods for a single source placed at an angle of 80 • , and DOA estimates using LU-L and LU-U methods for two sources placed at an angle of 75 • and 110 • , respectively. For comparison, DOA estimates employing QR factorization method were also obtained. Fig. 26 also shows the DOA estimates using QR methods for two sources placed at an angle of 75 • and 110 • , respectively. It can be seen that the DOA estimates with LU-U are more accurate and closer to the actual angle(s).
C. REAL-TIME DOA ESTIMATION RESULTS
Experimental verification for a single source and two sources placed at arbitrary angles was performed with 20 trials (1000 snapshots and 10 iterations in each trial) and the mean values of DOA estimates were calculated. This step validated the real-time performance of the proposed DOA estimation algorithms. The results of these trials are shown in Table 6 and  Table 7 for one source and two sources, respectively.
It is clear from the test results shown in the tables above that LU-U and QR-R offer higher accuracy in DOA estimation compared with LU-L and QR-Q. Although the estimation accuracy of both LU-U and QR-R is comparable, LU-U is better overall as it consumes fewer resources and executes faster.
VII. CONCLUSIONS
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